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Abstract—This paper presents an analytical model of a quasi-
linear delay element to be used in the High Momentum Particle
Identification Detector (HMPID) at the CERN Large Hadron
Collider (LHC). The aim of this model is to facilitate the design
of a delay element in order to achieve the required range while
maximizing linearity. In addition, a technique is proposed to
further increase the delay range by means of a programmable
banked capacitor architecture without sacrificing linearity. The
design of a rail-to-rail quasi-linear delay element with a range
spanning from 125ns to 580ns was achieved. The proposed
model was verified via simulations performed in Cadence using
the X-FAB 0.18µm technology.
Index Terms—Delay lines, Delay element, wide-range, linearity,
modelling
I. INTRODUCTION
Precise delay generation is an important research area as
delay generators can be found in a number of applications
ranging from high-energy physics to time-based analog-to-
digital converters. The delay line is at the heart of the delay
generator and the delay can be controlled either via analog
or digital means. Various architectures have been proposed
such as the current-starved inverter architecture and the diode-
connected transistor architecture [1]. These architectures have
their merits and disadvantages, however it is generally difficult
to obtain a wide delay range while achieving a linear response
with a rail-to-rail operation. For instance, the work in [2]
proposed a 1.8 V highly linear delay element, featuring a delay
range of 0.5 ns to 4.5 ns. In this case, the analogue tuning
voltage was limited to 0.9V.
This paper presents the design of a rail-to-rail quasi-linear
wide range delay element. The design is aided by means
of an analytical model based on the delay element circuit
proposed in [3]. The presented model facilitates the sizing
of the transistor aspect ratios in order to obtain the required
range and linearity without requiring lengthy parametric sim-
ulations. In addition, this work proposes a technique to further
increase the range, while maintaining a symmetric operation.
This work will be used in the High Momentum Particle
Identification Detector (HMPID) at the CERN Large Hadron
Collider (LHC). HMPID is a triggered detector, where the
data stored on the charge pads is read upon the reception of
a trigger signal, which drives the sample-and-hold circuitry. It
is therefore essential that the charge on the pads is read at its
maximal value, in order to obtain an optimal signal-to-noise
ratio [4]. Currently, the trigger signal arrives approximately
1.2 µs after a collision has occurred, however after the second
long shutdown period (2019-2021), HMPID will be utilizing
another trigger signal that arrives after approximately 700 ns.
This will therefore require the use of a highly accurate delay
generator such that the timing of the trigger signal can be fine-
tuned. In addition, it is important to have a wide delay range
with a linear and monotonic transfer characteristic.
II. DELAY ELEMENT ARCHITECTURE AND DELAY MODEL
The conventional current-starved inverter architecture suf-
fers from a non-linear relationship between the delay and the
tuning voltage while having a limited input range from Vt to
VDD, where Vt is the transistor threshold voltage and VDD is
the supply voltage. The delay time (Td) between the input and
the output signal of a current-starved inverter can be modelled
by [3, 5]:
Td ∝ CL
Icp
VDD (1)
where CL represents the capacitive load of the inverter
and Icp is the charging and discharging current through the
capacitive load. Eq. 1 shows that the delay may either be varied
through the control of CL, Icp, or VDD. Typically, only the
current is varied, leading to a non-linear response.
The constant of proportionality of Eq. 1 depends on the
value of the load capacitance and the charging/discharging
current. For large capacitances, the discharge current would
be limited by the sizing of the control transistors. This is
equivalent to having a constant current discharging a capacitor.
Assuming that since the discharge current is constant, at
least initially, the voltage across the capacitor, Vout, decreases
linearly. Thus, for the ideal case
Icp = −CL dV
dt
(2)∫ Td
0
dt =
C
Icp
∫ VDD
VDD
2
dV (3)
Td =
CL
Icp
VDD
2
(4)
In reality, however, the value of Vout does not start from
VDD, but from VDD + δV , where δV is the contribution due
to charge injection due to the parasitic capacitances between
the gates and drains of the transistors forming the inverter.
Fig. 1. Linear Delay Element Circuit [3].
This therefore implies that the expression of the time delay
consists of two parts; the time it takes for the output voltage
to reach VDD from VDD+δV , and the time to discharge from
VDD to VDD2 . This would therefore imply that
Td =
CL
Icp
(
VDD
2
+ δV
)
(5)
The value δV may be obtained from
δV =
Cp
CL
dVin (6)
where Cp is the total parasitic capacitance between gate and
drain of the two inverter transistors, and dVin is the change
in input voltage until it reaches its final value.
The delay element based on the work proposed in [3],
is illustrated in Fig. 1. The circuit is based on a current-
starved inverter architecture and can obtain both a quasi-linear
delay and rail-to-rail operation. This is achieved via transistors
M4 − M8. If the tuning voltage, Vc, is applied directly via
M6, the delay response of the circuit would be highly non-
linear and non-monotonic. Thus, an inverting common-source
amplifier (consisting of M7 and M8) is used in order to achieve
a monotonic and quasi-linear relationship in the delay response
of the circuit.
The work in [6] showed that for a control voltage range
Vtn < Vc < VDD − Vtp, a linear delay transfer characteristic
may be achieved by setting the aspect ratios of transistors M3,
M5, and M8 to 0.9, 20.8, and 3.9, respectively. Nonetheless,
since the analytical model, used for the design and optimiza-
tion, is not completely valid for rail-to-rail operation [6],
simulations show that the linearity worsens for Vc < Vt.
Furthermore, this circuit is able to delay only the falling edge
of the input signal, thus limiting the delay generated by the
pulse width of the input.
To overcome this issue, the circuit illustrated in Fig. 2
is being proposed. Transistors M2 − M7 form the delay
element [3], which is controlled by the control voltage Vc. The
current from this architecture is then mirrored to the balanced
current-starved inverter, formed by transistors M10 − M13.
This results in a delay element that is capable of rail-to-
rail operation with a quasi-linear response with an extended
programmable range. The delay can be finely tuned via Vc
and a coarse control is provided via switches EN1 and EN2,
Fig. 2. Improved linear delay element circuit with extended programmable
range and symmetric operation.
which increases the effective capacitive load at the output
node. In addition, this circuit also enables an increase in the
delay range via proper scaling of the current mirror ratios
M10/M1 and M13/M8. This is particularly useful for limiting
the size of the on-chip capacitors. For a symmetrical current-
starved inverter, the charging and discharging current should
be equal. This means that icharge = R10R1 i1 must be equal
to idischarge = R13R8 i1. The aspect ratios of M11 and M12
should be as large as possible, in order for the charging and
discharging currents to be fully controlled by M10 and M13.
III. ANALYTICAL MODEL
An analytical model for the current in the circuit of Fig. 2,
and subsequently the delay generated, is presented in this
section, where the total load capacitance of the delay element
is given by CL. Assuming that M2 and M3 remain in pinch-
off, the piece-wise expression for the current in M1 is given
by:
i1 =
{
i3 Vc < Vtn
i2 + i3 Vc ≥ Vtn (7)
where ix is the current through transistor Mx and x is the
transistor identifier. When M2 and M3 operate in pinch-off,
the currents are given by:
i2 =
K ′n
2
W2
L2
(Vc − Vtn)2 (8)
i3 =
W3
L3
W4
L4
i4 (9)
i4 = i5 is given by
i4 =
K ′p
2
W5
L5
(Vsg5 − Vtp)2 (10)
where
Vsg5 = VN −
√
(VN )2 − 2Kp
Kn
(VDD − Vc − Vtp)2 (11)
and VN = VDD − Vtn, Kp = K ′pW6L6 and Kn = K ′nW7L7 . This
means that Eq. 7 may be represented as:
i1 =
{
α3V
2
c + α2Vc + α1V
1/2
c + α0 Vc < Vtn
α7V
2
c + α6Vc + α5V
1/2
c + α4 Vc ≥ Vtn
(12)
where parameters α0 to α7 are functions of the transistor
aspect ratios, process parameters K ′n and K
′
p, the supply
voltage, and the threshold voltages of the NMOS and PMOS
transistors. The delay that can be generated may still be
modelled as a piece-wise equation of Eq. 5. The relationships
involved are highly complex, making it difficult to design the
delay cell by means of a closed form equation.
To be able to simplify this equation, an approximation tech-
nique based on the Newton Polynomial method was employed.
This technique allows its transformation into a piece-wise
second-order polynomial with good accuracy. Therefore, the
time delay equation can now be approximated by:
Td ≈
{
A1V
2
c +B1Vc + C1 Vc < Vtn
A2V
2
c +B2Vc + C2 Vc ≥ Vtn (13)
where Ax, Bx, Cx are model parameters depending on the
transistor aspect ratios, process parameters, supply voltage,
and the threshold voltages. A closer examination of the coeffi-
cients in Eq. 13 show that the linearity depends mainly on the
aspect ratios of transistors M6 and M7 while the range depends
on the aspect ratio of transistors M3,M4 and M5. Once the
desired range has been obtained, the aspect ratio of M2 was
chosen, such that its effect would not limit the linearity to
the range Vtn ≤ Vc ≤ VDD. This method results in a
quasi-linear relationship between the delay and control voltage
while ensuring the desired range. With this polynomial, the
aspect ratios of the transistors may be optimised to obtain
a quasi-linear response without requiring lengthy parametric
simulations.
IV. VERIFICATION OF MODEL AND SIMULATIONS
The circuit shown in Fig. 2 was implemented and simu-
lated in Cadence using the 0.18 µm X-FAB technology. The
optimized transistor aspect ratios are presented in Table I. To
limit channel length modulation effects, the minimum length
size was chosen as 500 nm. A 1 pF double metal-insulator-
metal capacitor (cdmm4) was used and covers an area of
20 × 20 µm2. This capacitor was chosen because it provides
the largest capacitance per unit area (2 fF/µm2) and it has a
small voltage coefficient of 3 ppmV−1.
For the analytical model to take into consideration any
effects related to transistor mismatches, each transistor was
characterized in order to obtain the different parameters K ′n
and K ′p together with the respective threshold voltages. The
delay was calculated by applying a pulse to the Vin input, and
calculating the time it takes for the output to reach 0.5Vdd, for
different control voltages Vc. The Newton Polynomial method
was used to approximate the delay equation by two piece-
wise second-order polynomials. The results are illustrated in
Fig. 3, where the analytical model is plotted in black, the
TABLE I
TRANSISTOR ASPECT RATIOS OF THE LINEAR DELAY GENERATOR.
Transistor Name Aspect Ratio
M2 0.1
M3 12
M4 12
M5 1
M6 5.9
M7 4.85
Fig. 3. Comparison of the simulated results with those obtained from the
analytical model and the Newton Polynomial approximation method.
approximation model is plotted in blue and the results obtained
from the simulator in red. It can be seen that through this
method, a good approximation may be obtained, through
which the transistor aspect ratios may be found in order
to obtain the most linear delay. Since a piece-wise second-
order polynomial describes the response of the delay element,
the coefficient of V 2c can be minimised for the case when
Vc < Vtn, where there is no dependency on the aspect ratio of
M2. M2 can then be chosen such that its effect for the case
when Vtn ≤ Vc ≤ VDD, is minimized as much as possible.
This will ensure that the delay response remains quasi-linear.
To further test the linearity of the circuit, a sinusoidal input,
with a frequency of 2.148 kHz was applied to Vc, and an input
square wave of 200 kHz was applied to Vin, with a sampling
frequency of 2GHz, and a simulation time of 5.12ms. The
delay between the input and the output was then calculated
via a MATLAB script. The spectrum of the delay is plotted
in Fig. 4. The Spurious-Free Dynamic Range (SFDR) of
the delay is equal to 25.11 dB, and the Signal-to-Noise-and-
Distortion-Ratio is equal to 23.04 dB. Although these values
are less than those achieved in [3], the proposed delay element
circuit has a wider delay range (168 ns in this work compared
to 1.4 ns in [3]).
To confirm that the delay element with extended range
works as expected, a 500 fF capacitor, and a 1 pF capacitor,
were used. Each of the capacitors was connected to a transmis-
sion gate to be able to include or exclude them from the circuit.
This allows for an increase in the delay range. The results
are presented in Fig. 5 for the different combinations of the
capacitors. As expected, since the capacitance is multiplied by
Fig. 4. Frequency spectrum of the simulated time delay signal.
the value of the inverse of the current, then both the gradient
and the y-intercept will change. This is because the value of
the capacitance is multiplied by the inverse of the current,
which approximates a straight line.
Temperature analysis and Monte Carlo analysis were carried
out to test the robustness of the delay element for CL =1pF.
The results from the temperature analysis are presented in
Fig. 6, where it can be observed that the delay varies with
the operating temperature. Linearity suffers at temperatures in
the range of −40 ◦C to −20 ◦C, particularly near the threshold
voltage of M2. Monte Carlo simulations were performed for
process and mismatch variations with 200 points for all values
of Vc. The results show that for Vc = 0V the mean delay
between the rising edge at the input and the falling edge at the
output has a mean delay of 374.3 ns with a standard deviation
of 51.61 ns. On the other hand, the mean delay between the
falling edge at the input and the rising edge at the output
has a mean delay of 370.3 ns with a standard deviation of
38.8 ns. This shows that there is a slight discrepancy between
the charge and discharge paths of the current due to process
variations and that the process variations affect more the
NMOS side than the PMOS side. This is further evident
when the results from mismatch contributions are taken into
consideration. In fact, the largest error contribution comes
from transistors M3, and M13, at 39% each. M8 and process
variations are the next largest contributors at 35% each.
V. CONCLUSION
This paper has presented the design of a rail-to-rail quasi-
linear wide range delay element as an improvement to the
current-starved inverter proposed in [3]. In addition, this
work has also proposed a method to obtain a wider delay-
range, through the use of a programmable banked-capacitor
architecture while maintaining symmetric operation. An an-
alytical model was proposed as an aid for the design. The
developed model was approximated through the use of the
Newton Polynomial method, which facilitates the sizing of
the transistor aspect ratios, in order to achieve a quasi-linear
delay transfer characteristic. The model was validated across
process and temperature variations via simulation using the
X-FAB 0.18 µm technology.
Fig. 5. Extended delay range achieved via the proposed programmable banked
capacitor architecture.
Fig. 6. Simulated delay variation with control voltage across a temperature
sweep from −40 ◦C to 120 ◦C.
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